AF

JAN 17 1006 IN THE UNITED

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE BEFORE THE BOARD OF PATENT APPEALS AND INTERFERENCES

In re A	Application of:)		
	Michael A. Jassowski)	Examiner:	Zarneke, David A.
Application No: 09/475,643)	Art Unit:	2891
Filed:	December 30, 1999)		
For:	Optimized Driver Layout for Integrated Circuits with Staggered Bond Pads	,) 		

Mail Stop: Appeal Brief - Patents

P.O. Box 1450

Alexandria, VA 22313-1450

APPEAL BRIEF IN SUPPORT OF APPELLANT'S APPEAL TO THE BOARD OF PATENT APPEALS AND INTERFERENCES

Sir:

Applicant (hereinafter "Appellant") hereby submits this Appeal Brief (hereinafter "Brief") in support of its appeal from a final decision by the Examiner, mailed August 17, 2005 in the above-referenced Application. Appellant respectfully requests consideration of this appeal by the Board of Patent Appeals and Interferences (hereinafter "Board") for allowance of the above-captioned patent application.

An oral hearing is not desired.

01/18/2006 TBESHAH1 00000007 09475643

01 FC:1402

500.00 OP

TABLE OF CONTENTS

I.	REAL PARTY IN INTEREST	3
II.	RELATED APPEALS AND INTERFERENCES	3
III.	STATUS OF THE CLAIMS	3
IV.	STATUS OF AMENDMENTS	4
V.	SUMMARY OF THE CLAIMED SUBJECT MATTER	5
VI.	GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL	7
VII.	ARGUMENT	8
VIII.	CONCLUSION	22
IX.	APPENDIX OF CLAIMS	į

I. REAL PARTY IN INTEREST

The invention is assigned to Intel Corporation of 2200 Mission College Boulevard, Santa Clara, California 95052.

II. RELATED APPEALS AND INTERFERENCES

To the best of Appellant's knowledge, there are no appeals or interferences related to the present appeal that will directly affect, be directly affected by, or have a bearing on the Board's decision.

III. STATUS OF THE CLAIMS

Claims 1, 3, 5-8, 23-27 and 35-48 are currently pending in the above-referenced application. No claims have been allowed.

IV. STATUS OF AMENDMENTS

Claims 1, 3, 5-8, 23-27 and 35-48 are currently pending in the subject application. These claims were finally rejected in a final Office Action mailed August 17, 2005 (hereinafter "Office Action"). The Examiner confirmed the final rejection of these claims in an Advisory Action mailed November 29, 2005.

In response to the Office Action rejecting claims 1, 3, 5-8, 23-27 and 35-48 under 35 U.S.C. §§102(b) and 103(a), Appellant filed a Response After Final pursuant to 37 C.F.R. § 1.116 on November 15, 2005. Subsequently, an Advisory Action was mailed on November 29, 2005 maintaining all rejections in the final Office Action. In response, Appellant filed a timely Notice of Appeal on November 15, 2005. A copy of all claims on appeal is attached hereto as the Appendix of Claims.

Appellant respectfully traverses each of the grounds of rejection.

V. SUMMARY OF THE CLAIMED SUBJECT MATTER

According to one embodiment, a semiconductor device is disclosed. The semiconductor includes a die that has a first edge and a core. The semiconductor device further includes a plurality of bond pads that are configured in a staggered array between the first edge and the core. The staggered array includes an inner ring and an outer ring of bond pads. The semiconductor device also includes a first plurality of driver cells which are located between the first edge and the plurality of bond pads, and a second plurality of driver cells which are located between the plurality of bond pads and the core. (see Specification at page 5, line 3 – page 6, line 20).

According to another embodiment, a semiconductor device is disclosed. The semiconductor device includes a die that has a first edge and a core. The semiconductor device further includes a plurality of bond pads that are configured in an array between the first edge and the core. The semiconductor device also includes a first plurality of driver cells that are located between the first edge and the plurality of bond pads, and a second plurality of driver cells that are located between the plurality of bond pads and the core. The semiconductor device further includes a plurality of conductive interconnects to couple each of plurality of pre-driver cells to one of the first and second pluralities of driver cells. At least one conductive interconnects is disposed on a layer other than a layer. (see Specification at page 5, line 3 – page 6, line 20).

According to another embodiment, a system is disclosed. The system includes a lead frame and a die that is coupled to the lead frame. The die has a first edge, a core and a plurality of bond pads. The plurality of bond pads are configured in a staggered array between the first edge and the core. The staggered array includes an inner ring and an outer ring of bond pads. The die further includes a first plurality of driver cells that are

located between the first edge and the plurality of bond pads, and a second plurality of driver cells that are located between the plurality of bond pads and the core. (see Specification at page 5, line 3 – page 6, line 20).

VI. GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL

Claim 1 stands rejected under 35 U.S.C. §102(b) as being anticipated by Hayashi, et al., U.S. Patent No. 5,581,109 (hereinafter "Hayashi").

Claims 1, 3, 5, 6, 44, 45, 47 and 48 stand rejected under 35 U.S.C. §102(e) as being anticipated by Hiraga, et al., U.S. Patent No. 6,091,089 (hereinafter "Hiraga").

Claim 44 stands rejected under 35 U.S.C. §102(b) as being anticipated by Pendse, et al., U.S. Patent No. 5,818,114 (hereinafter "Pendse").

Claims 3, 5-8, 23-27 stand rejected under 35 U.S.C. §103(a) as being unpatentable over <u>Hayashi</u>.

Claims 3, 5-8, 23-27 stand rejected under 35 U.S.C. §103(a) as being unpatentable over <u>Pendse</u>.

Claims 7, 8 and 23-27 stand rejected under 35 U.S.C. §103(a) as being unpatentable over <u>Hiraga</u>.

Claims 35-43 stand rejected under 35 U.S.C. §103(a) as being unpatentable over <u>Hayashi</u>.

Claims 35-43 stand rejected under 35 U.S.C. §103(a) as being unpatentable over Pendse in view of <u>Hayashi</u>.

Claims 35-43 stand rejected under 35 U.S.C. §103(a) as being unpatentable over Hiraga in view of Hayashi.

Claims 45-48 stand rejected under 35 U.S.C. §103(a) as being unpatentable over Pendse.

Claim 46 stands rejected under 35 U.S.C. §103(a) as being unpatentable over Hiraga in view of Pendse.

VII. ARGUMENT

A. THE PENDING CLAIMS WERE IMPROPERLY REJECTED UNDER 35 U.S.C. § 102(B) BECAUSE <u>HAYASHI</u> DOES NOT TEACH OR REASONABLY SUGGEST A PLURALITY OF BOND PADS CONFIGURED IN A STAGGERED ARRAY BETWEEN THE FIRST EDGE AND THE CORE, WHEREIN THE STAGGERED ARRAY INCLUDES AN INNER RING AND AN OUTER RING OF BOND PADS

Claim 1 stands rejected under 35 U.S.C. §102(b) as being anticipated by <u>Hayashi</u>, as stated in the Office Action. Appellant respectfully submits that <u>Hayashi</u> does not teach or reasonably suggest the claimed invention for at least the reasons set forth below.

Claim 1 recites:

A semiconductor device, comprising:

a die having

a first edge;

a core

- a plurality of bond pads configured in a staggered array between the first edge and the core, wherein the staggered array includes an inner ring and an outer ring of bond pads;
- a first plurality of driver cells located between the first edge and the plurality of bond pads; and
- a second plurality of driver cells located between the plurality of bond pads and the core.

(emphasis provided)

Hayashi discloses that "FIG. 10 shows a modified configuration of the semiconductor device . . . in which the bonding pads are arranged in a form of two lines." (col. 9, lines 59-63; emphasis provided). Appellant respectfully disagrees with the Examiner's assertion the bonding pads in figure 10 of Hayashi are a staggered array including an inner and an outer ring of bond pads. (see the Office Action at page 5, lines 3-5). Two lines of bonding pads are not the same as having an inner and outer ring of staggered bonding pads, as recited by claim 1. Additionally, Hayashi would not have been motivated to modify the two lines of bonding pads to form an inner and outer ring.

This is because <u>Hayashi</u> states that the problem to be fixed is the "size-increasing of the semiconductor device" and the way to solve this problem is for "the bonding pads to be arranged in a plural number of lines outside the I/O cell circuits", and not in inner and outer rings. (col. 2, lines 1-8; emphasis provided) Accordingly, Appellant respectfully submits that claim 1 and its dependant claims are patentable over <u>Hayashi</u>.

B. THE PENDING CLAIMS WERE IMPROPERLY REJECTED UNDER 35 U.S.C. § 102(E) BECAUSE <u>HIRAGA</u> DOES NOT TEACH OR REASONABLY SUGGEST A PLURALITY OF BOND PADS CONFIGURED IN A STAGGERED ARRAY BETWEEN THE FIRST EDGE AND THE CORE, WHEREIN THE STAGGERED ARRAY INCLUDES AN INNER RING AND AN OUTER RING OF BOND PADS

Claims 1, 3, 5 and 6 stand rejected under 35 U.S.C. §102(e) as being clearly anticipated by <u>Hiraga</u>, as stated in the Office Action. Appellant respectfully submits that <u>Hiraga</u> does not teach or reasonably suggest the claimed invention for at least the reasons set forth below.

Claim 1 recites:

A semiconductor device, comprising:

a die having

a first edge;

a core;

a plurality of bond pads configured in a staggered array between the first edge and the core, wherein the staggered array includes an inner ring and an outer ring of bond pads;

a first plurality of driver cells located between the first edge and the plurality of bond pads; and

a second plurality of driver cells located between the plurality of bond pads and the core.

(emphasis provided)

Hiraga discloses "[a] semiconductor integrated circuit device [that] has a semiconductor chip, on which are formed a plurality of input/output circuits and input/output pads individually connected." (Abstract, lines 1-4). Hiraga further discloses that "input/output pads 5 [are] connected to the input/output circuits . . . arranged in a single row" (col. 4, lines 4-6; emphasis provided) and the single row is "the innermost row." (col. 4, lines 35-36; emphasis provided). Hiraga further discloses that ". . .

input/output pads 6 and 7 are arranged in a staggered arrangement on both sides of a row of input/output circuits." (col. 4, lines 64-66; emphasis provided).

In contrast, claim 1, in pertinent part, recites "a plurality of bond pads configured in a staggered array between the first edge and the core, wherein the staggered array includes an inner ring and an outer ring of bond pads." (emphasis provided). The Examiner asserts that "Hiraga teaches the plurality of bond pads [5 & 6] [are] configured in a staggered array including an inner ring [5] and an outer ring [6] of bond pads." (Office Action, page 7, lines 3-5). Appellant respectfully disagrees with the Examiner's characterization of Hiraga. In fact, Hiraga teaches that input/output pads 6 and 7 are the pads in the staggered arrangement and not pads 5 and 6. (col. 4, lines 64-66). Nowhere in Hiraga is it taught or reasonably suggested that input/output pads 5 and 6 are in a staggered arrangement. In addition, pads 6 and 7 are not configured in an inner and outer ring. Accordingly, Hiraga does not teach or reasonably suggest "a plurality of bond pads configured in a staggered array between the first edge and the core, wherein the staggered array includes an inner ring and an outer ring of bond pads", as recited by claim 1. (emphasis provided). Appellant respectfully submits that claim 1 and its dependant claims are patentable over Hiraga.

C. THE PENDING CLAIMS WERE IMPROPERLY REJECTED UNDER 35 U.S.C. § 102(B) BECAUSE <u>PENDSE</u> DOES NOT TEACH OR REASONABLY SUGGEST A PLURALITY OF BOND PADS CONFIGURED IN A STAGGERED ARRAY BETWEEN THE FIRST EDGE AND THE CORE, WHEREIN THE STAGGERED ARRAY INCLUDES AN INNER RING AND AN OUTER RING OF BOND PADS

Claim 44 stands rejected under 35 U.S.C. §102(b) as being anticipated by <u>Pendse</u>, as stated in the Office Action. Appellant respectfully submits that <u>Pendse</u> does not teach or reasonably suggest the claimed invention for at least the reasons set forth below.

Claim 44 recites:

A system comprising:

- a lead frame;
- a die coupled to the lead frame, the die having
 - a first edge;
 - a core;
 - a plurality of bond pads configured in a staggered array between the first edge and the core, wherein the staggered array includes an inner ring and an outer ring of bond pads
 - a first plurality of driver cells located between the first edge and the plurality of bond pads and
 - a second plurality of driver cells located between the plurality of bond pads and the core.

(emphasis provided)

<u>Pendse</u> discloses an "... I/O pad structure and layout methodology ..." in which "the pad layout ... entails the use of two rows of pads on the chip periphery as opposed to the more conventional single row ... arrangement." (Abstract, lines 1-7; emphasis provided).

In contrast, claim 44, in pertinent part, recites "a plurality of bond pads <u>configured</u> in a staggered array between the first edge and the core, wherein the staggered array includes <u>an inner ring and an outer ring of bond pads</u>." (emphasis provided). <u>Pendse</u> discloses *two rows of pads*; however, <u>Pendse</u> fails to teach or reasonably suggest that the

pads are configured in a <u>staggered array</u> and in <u>an inner and outer ring</u>, as recited by claim 44. Accordingly, Appellant respectfully submits that claim 44 and its dependant claims are patentable over <u>Pendse</u>.

D. THE PENDING CLAIMS WERE IMPROPERLY REJECTED UNDER 35 U.S.C. § 103(A) BECAUSE <u>HAYASHI</u> DOES NOT TEACH OR REASONABLY SUGGEST THE CLAIMED INVENTION

Claims 35-43 stand rejected under 35 U.S.C. §103(a) as being unpatentable over <u>Hayashi</u>, as stated in the Office Action.

Claim 35 contains limitations similar to those of claim 1. Accordingly, as previously discussed with regard to claim 1 in issue A (pages 8-9), Appellant submits that claim 35 and its dependent claims are patentable over <u>Hayashi</u>.

E. THE PENDING CLAIMS WERE IMPROPERLY REJECTED UNDER 35 U.S.C. § 103(A) BECAUSE PENDSE IN VIEW OF HAYASHI NEITHER INDIVIDUALLY NOR WHEN COMBINED IN ANY COMBINATION TEACHES OR REASONABLY SUGGESTS THE CLAIMED INVENTION

Claims 35-43 stand rejected under 35 U.S.C. §103(a) as being unpatentable over Pendse in view of <u>Hayashi</u>, as stated in the Office Action.

Claim 35 contains limitations similar to those of claim 1. Accordingly, as previously discussed with regard to claim 44 in issue C (pages 12-13), Appellant submits that claim 35 and its dependent claims are patentable over <u>Pendse</u> in view of <u>Hayashi</u>.

F. THE PENDING CLAIMS WERE IMPROPERLY REJECTED UNDER 35 U.S.C. § 103(A) BECAUSE <u>HIRAGA</u> IN VIEW OF <u>HAYASHI</u> NEITHER INDIVIDUALLY NOR WHEN COMBINED IN ANY COMBINATION TEACHES OR REASONABLY SUGGESTS THE CLAIMED INVENTION

Claims 35-43 stand rejected under 35 U.S.C. §103(a) as being unpatentable over Hiraga in view of Hayashi, as stated in the Office Action.

Claim 35 contains limitations similar to those of claim 1. Accordingly, as previously discussed with regard to claim 1 in issue B (pages 10-11), Appellant submits that claim 35 and its dependent claims are patentable over <u>Hiraga</u> in view of <u>Hayashi</u>.

G. THE PENDING CLAIMS WERE IMPROPERLY REJECTED UNDER 35 U.S.C. § 103(A) BECAUSE <u>HAYASHI</u> DOES NOT TEACH OR REASONABLY SUGGEST THE CLAIMED INVENTION

Claims 3, 5-8, 23-27 stand rejected under 35 U.S.C. §103(a) as being unpatentable over <u>Hayashi</u>, as stated in the Office Action.

Claims 3, 5-8, 23-27 depend from independent claim 1, and thus include all the limitations of the independent claims from which they depend. Accordingly, as previously discussed with regard to claim 1 in issue A (pages 8-9), claims 3, 5-8, 23-27 are patentable over <u>Hayashi</u>.

H. THE PENDING CLAIMS WERE IMPROPERLY REJECTED UNDER 35 U.S.C. § 103(A) BECAUSE PENDSE DOES NOT TEACH OR REASONABLY SUGGEST THE CLAIMED INVENTION

Claims 3, 5-8, 23-27 stand rejected under 35 U.S.C. §103(a) as being unpatentable over <u>Pendse</u>, as stated in the Office Action.

Claims 3, 5-8, 23-27 depend from independent claim 1, and thus include all the limitations of the independent claims from which they depend. Accordingly, as previously discussed with regard to claim 1 in issue A (pages 8-9), claims 3, 5-8, 23-27 are patentable over <u>Pendse</u>.

I. THE PENDING CLAIMS WERE IMPROPERLY REJECTED UNDER 35 U.S.C. § 103(A) BECAUSE <u>HIRAGA</u> DOES NOT TEACH OR REASONABLY SUGGEST THE CLAIMED INVENTION

Claims 7, 8 and 23-27 stand rejected under 35 U.S.C. §103(a) as being unpatentable over <u>Hiraga</u>, as stated in the Office Action.

Claims 7, 8 and 23-27 depend from independent claim 1, and thus include all the limitations of the independent claims from which they depend. Accordingly, as previously discussed with regard to claim 1 in issue B (pages 10-11), claims 7, 8 and 23-27 are patentable over <u>Hiraga</u>.

J. THE PENDING CLAIMS WERE IMPROPERLY REJECTED UNDER 35 U.S.C. § 103(A) BECAUSE <u>PENDSE</u> DOES NOT TEACH OR REASONABLY SUGGEST THE CLAIMED INVENTION

Claims 45-48 stand rejected under 35 U.S.C. §103(a) as being unpatentable over Pendse, as stated in the Office Action.

Claims 45-48 depend from independent claim 44, and thus include all the limitations of the independent claims from which they depend. Accordingly, as previously discussed with regard to claim 44 in issue C (pages 12-13), claims 45-48 are patentable over <u>Pendse</u>.

K. THE PENDING CLAIMS WERE IMPROPERLY REJECTED UNDER 35 U.S.C. § 103(A) BECAUSE <u>HIRAGA</u> IN VIEW OF <u>PENDSE</u> NEITHER INDIVIDUALLY NOR WHEN COMBINED IN ANY COMBINATION TEACHES OR REASONABLY SUGGESTS THE CLAIMED INVENTION

Claim 46 stands rejected under 35 U.S.C. §103(a) as being unpatentable over Hiraga in view of Pendse, as stated in the Office Action.

Claim 46 depend from independent claim 44, and thus include all the limitations of the independent claims from which it depends. Accordingly, as previously discussed with regard to claim 44 in issue C (pages 12-13), claim 46 are patentable over <u>Hiraga</u> in view of Pendse.

VIII. <u>CONCLUSION</u>

Appellant respectfully submits that all appealed claims in this application are patentable and were improperly rejected by the Examiner during prosecution before the United States Patent and Trademark Office. Appellant respectfully requests that the Board overrule the Examiner and direct allowance of the rejected claims.

This Brief is submitted with a check for \$500.00 to cover the appeal fee for one other than a small entity as specified in 37 C.F.R. § 1.17(c). Please charge any shortages and credit any overpayments to our Deposit Account No. 02-2666.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: _01-12-06

Reg. No. 51,841

12400 Wilshire Boulevard

Los Angeles, CA. 90025-1026 (408) 720-8598

Seventh Floor

IX. <u>APPENDIX OF CLAIMS (37 C.F.R. § 41.37(c)(1)(viii))</u>

The claims on appeal read as follows:

- 1. A semiconductor device, comprising:
 - a die having
 - a first edge;
 - a core;
 - a plurality of bond pads configured in a staggered array between the first edge and the core, wherein the staggered array includes an inner ring and an outer ring of bond pads;
 - a first plurality of driver cells located between the first edge and the plurality of bond pads; and
 - a second plurality of driver cells located between the plurality of bond pads and the core.
- 3. The semiconductor device of claim 1, further comprising a plurality of pre-drive cells located between the second plurality of driver cells and the core.
- 5. The semiconductor device of claim 1, further comprising a plurality of metal connections, each of the plurality of metal connections to couple one of the first and second pluralities of driver cells to one of the plurality of bond pads.
- 6. The semiconductor device of claim 5, further comprising a plurality of conductive interconnects, each of the plurality of pre-driver cells coupled to one of the first and second pluralities of driver cells by at least one of the plurality of conductive interconnects.

- 7. The semiconductor device of claim 6, wherein each of the plurality of conductive interconnects are more narrow in width than each of the plurality of metal connections.
- 8. The semiconductor device of claim 7, wherein the first and second pluralities of driver cells each have a width of approximately 80 microns.
- 23. The semiconductor device of claim 6, wherein each of the conductive interconnects coupling a pre-driver cell to one of the first and second driver cells has a width ranging from approximately 1-2 microns.
- 24. The semiconductor device of claim 6, wherein at least one pre-driver cell is coupled to one of the first and second driver cells via multiple conductive interconnects.
- 25. The semiconductor device of claim 6, wherein at least one conductive interconnect is disposed on a layer other than a layer where the bond pads are disposed.
- 26. The semiconductor device of claim 25, wherein at least one conductive interconnect is disposed on different layer underneath at least one bond pad.
- 27. The semiconductor device of claim 25, wherein at least one conductive interconnect is disposed on different layer underneath at least one driver cell.
- 35. A semiconductor device, comprising:
 - a die having
 - a first edge;
 - a core;
 - a plurality of bond pads configured in an array between the first edge and the core;

- a first plurality of driver cells located between the first edge and the plurality of bond pads;
- a second plurality of driver cells located between the plurality of bond pads and the core; and
- a plurality of conductive interconnects to couple each of a plurality of predriver cells to one of the first and second pluralities of driver cells, wherein at least one conductive interconnects is disposed on a layer other than a layer where the plurality of bond pads are disposed.
- 36. The semiconductor device of claim 35, wherein the plurality of bond pads are configured in a staggered array.
- 37. The semiconductor device of claim 36, wherein the plurality of pre-drive cells are located between the second plurality of driver cells and the core.
- 38. The semiconductor device of claim 37, wherein the plurality of bond pads configured in the staggered array include an inner ring and an outer ring of bond pads.
- 39. The semiconductor device of claim 38, further comprising a plurality of metal connections, each of the plurality of metal connections to couple one of the first and second pluralities of driver cells to one of the plurality of bond pads.
- 40. The semiconductor device of claim 39, wherein each of the plurality of metal connections to couple one of the first and second driver cells to one of the bond pads has a width that is approximately up to 80 microns.
- 41. The semiconductor device of claim 39, wherein each of the first driver cells is coupled to one of the outer ring of bond pads via one of the metal connections.

- 42. The semiconductor device of claim 41, wherein each of the second driver cells is coupled to one of the inner ring of bond pads via one of the metal connections.
- 43. The semiconductor device of claim 39, wherein at least one metal connection coupling a bond pad and a driver cell has a width equivalent to a width of one of the respective bond pad and the driver cell.
- 44. A system comprising:
 - a lead frame; and
 - a die coupled to the lead frame, the die having
 - a first edge,
 - a core,
 - a plurality of bond pads configured in a staggered array between the first edge and the core, wherein the staggered array includes an inner ring and an outer ring of bond pads,
 - a first plurality of driver cells located between the first edge and the plurality of bond pads, and
 - a second plurality of driver cells located between the plurality of bond pads and the core.
- 45. The system of claim 44, further comprising a plurality of pre-drive cells located between the second plurality of driver cells and the core.
- 46. The system of claim 45, wherein at least one of the first and second driver cells is a ESD (electrostatic discharge) cell.
- 47. The system of claim 46, wherein each of the driver cells provides at least one of a drive strength, reception of incoming signals, and ESD protection of the core.

The system of claim 47, wherein each of the pre-drive cells provides 48. communication between the core and one or more driver cells.

JAN 1 7 2006

TRANSMITTAL FORM (to be used for all correspondence after initial filing) Application No. 09/475,643 Filing Date December 30, 1999 First Named Inventor Michael A. Jassowski Art Unit 2891

Art Unit 2891

Examiner Name Zarneke, David A.

Total Number of Pages in This Submission 30 Attorney Docket Number 42390P7143

ENCLOSURES (check all that apply)							
Fee Transmittal Form	Drawing(s)	After Allowance Communication to TC					
Fee Attached	Licensing-related Papers	Appeal Communication to Board of Appeals and Interferences					
Amendment / Response	Petition	Appeal Communication to TC (Appeal Notice, Brief, Reply Brief)					
After Final Affidavits/declaration(s)	Petition to Convert a Provisional Application	Proprietary Information Status Letter					
Extension of Time Request	Power of Attorney, Revocation Change of Correspondence Address						
Express Abandonment Reques	t Terminal Disclaimer	Other Enclosure(s) (please identify below):					
Information Disclosure Stateme	Request for Refund	- Return receipt postcard; and - First Class certificate					
PTO/SB/08 Certified Copy of Priority Document(s)	CD, Number of CD(s) Landscape Table on CD	of mailing					
Response to Missing Parts/Incomplete Application Basic Filing Fee Declaration/POA Response to Missing Parts under 37 CFR 1.52 or 1.53	Remarks						
SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT							
Firm or Individual name Aslam A. Jaffery, Reg. No. 51,841 BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP Signature							
Date January 12, 2006							
CERTIFICATE OF MAILING/TRANSMISSION I hereby certify that this correspondence is being deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to: Mail Stop Appeal Brief-Patents, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.							
Typed or printed name Krista Mathieson							
Signature Date January 12, 2006							

3000 FT WAL	<u> </u>								
S CE	TDANGMI	TT A I		Complete	if Known				
My	TRANSMI		Application Number						
O TEAD	for FY 200	5	Filing Date		nber 30, 1999)			
Pat	ent fees are subject to annual rev	=	First Named Inven		nel A. Jassows				
Applicant clair	ms small entity status. S	20 37 CED 1 27	Examiner Name		ke, David A.)KI			
Арріісані сіан	IIS Small entity status. 5	EE 3/ CFK 1.2/.	Art Unit	2891	AC, David A.				
TOTAL AMOU	NT OF PAYMENT	(\$) 500.00	Attorney Docket N	o. 42390F	D71A3				
			rinorito, Delini	0. 1 723701	C/143				
	PAYMENT (check al								
_	edit card 🔲 Money (Other (please ident	tify):					
Deposit Acco	unt Deposit Account	Number: <u>02-2666</u> D	Deposit Account N	ame: Blakely,	Sokoloff, Tayl	lor & Zafman LLP			
For the above	e-identified deposit ac	count, the Director is h	nereby authorized	to: (check all th	hat apply)				
	fee(s) indicated below					for the filing fee			
			. ==	` '	•	Ĭ			
	Charge any additional fee(s) or underpayment of fee(s) Credit any overpayments under 37 CFR §§ 1.16, 1.17, 1.18 and 1.20.								
FEE CALCULATI	ON								
1. EXTRA CLAIM FEES Calms Fee from Delow Fee Paid Total Claims 21 25° = 0 × 50.00 = \$0.00									
Independent Claims	<u>1</u>	200.00 = \$0.00							
Multiple Dependent	Į	=							
	Small Entity								
	Fee Fee <u>Fee Description</u> code (\$)								
1202 50 2	202 25 Claims in excess of								
	201 100 Independent claim 203 180 Multiple Depender								
	204 150 **Reissue indepen	nt claim, if not paid ndent claims over original patent	**01	r number previously paid	id Ifamotor For Roise	······			
1205 300 2		in excess of 20 and over original pat	tent	number previously pain	u, il greater, i or itelace	Jes, see Delow			
-	SUBTOTAL (1)	(\$) 0.00							
	VAL FEES		•						
Large Entity	Small Entity								
Fee Fee Code (\$)	Fee Fee Code (\$)	Fee Description			Fee Paid				
1051 130	2051 65 Surcharge - late	e filing fee or oath		F	TOUT CALL				
1052 50	nara na na na na na na n	e provisional filing fee or cover sheet	et.	ľ					
2053 130	2053 130 Non-English sp			1					
1251 120 1252 450	1	eply within first month eply within second month		ŀ					
1253 1,020	2253 510 Extension for re	eply within third month		t					
1254 1,590 1255 2.160		eply within fourth month		1					
1255 2,160 1401 500	2255 1,080 Extension for re 2401 250 Notice of Appea	eply within fifth month al		ŀ					
1402 500	2402 250 Filing a brief in	support of an appeal		t	500.00				
1403 1,000 1451 1,510	2403 500 Request for ora 2451 1,510 Petition to instit			<u> </u>		į			
1460 130	2460 130 Petitions to the	tute a public use proceeding Commissioner		ŀ					
1807 50	1807 50 Processing fee	under 37 CFR 1.17(q)		Į					
1806 180 1806 180 Submission of Information Disclosure Stmt 1809 790 1809 395 Filing a submission after final rejection (37 CFR § 1.129(a))									
1809 790 1809 395 Filing a submission after final rejection (37 CFR § 1.129(a)) 1810 790 2810 395 For each additional invention to be examined (37 CFR § 1.129(b))									
Other fee (specify)									
		SUBTOTAL (2)		(\$)	500.00				
				<u> </u>					
SUBMITTED BY Complete (if applicable)									
Name (Print/Type)	Aslam A. Jaffery		Registration No. (Attorney/Agent)	51,841	Telephone	(303) 740-1980			

01/12/06

Date

Signature